

Substitute Specification (marked-up version)

ADDRESS ENCRYPTION METHOD FOR FLASH MEMORIES

Background of the Invention

The present invention relates to a data processing device, in particular an electronic memory component, comprising a plurality of access-secured sub-areas, in particular a plurality of access-secured memory areas, each having at least one assigned parameter ($a_n, a_{n-1}, \dots, a_1, a_0$), in particular address.

The present invention further relates to a method of encrypting at least one parameter ($a_n, a_{n-1}, \dots, a_1, a_0$), in particular the address, of at least one access-secured sub-area, in particular at least one access-secured memory area, of at least one data processing device, in particular at least one electronic memory component.

In known methods of encrypting confidential data, such as ~~for instance~~ personal data, key data or otherwise sensitive data, a non-volatile memory unit can only be encrypted as a complete compact physical overall memory in a generally more or less fixed manner; this means, in other words, that access can only ~~conventionally~~ be denied to memories in their entirety.

This method, known from the prior art, of encrypting entire integrated circuit (IC) ~~integrated circuit~~ areas is considered disadvantageous in view of the high cost ~~associated therewith~~ together with its technical complexity and lack of flexibility. For this reason, it is desirable attempts are constantly being made to develop alternative methods of encrypting access-secured memory areas or ~~other~~ sub-areas.

If, for instance, to control a memory of the size $M = 2^i = 2^{n+1}$ with $i = n+1$ address buses, when precisely these address buses are encrypted over the entire address space, modification of one address bus would have the possible effect of modifying a plurality of address buses, indeed even those address buses which ensure that a physically remote memory cell is addressed.

This is not sensible for a number of a memory types, including in particular memories that which are organized into areas, such as erasable programmable read only memory (EPROM), electrically erasable programmable read only memory (EEPROM) ~~E[rasable] P[rogrammable]~~

~~R[ead] O[nly] M[emory], E[lectrically] E[rasable] P[rogrammable] R[ead] O[nly] M[emory]~~ or Flash memory. Separation of the address buses into a number of areas and subsequent independent encryption of each of the individual areas is inadequate, however, with regard to security.

Taking as basis the above-described disadvantages and shortcomings and acknowledging the outlined prior art, it is an object of the present invention ~~so~~ to develop a data processing device, in particular an electronic memory component, of the above- mentioned type, together with an encryption method related thereto, that ~~on the one hand~~ the security of the ~~such~~ device[[s]] is increased considerably and ~~on the other hand~~ the expense associated therewith and the technical complexity are not too great.

Brief Description of the Drawings

FIG. 1 shows an address encryption block according to aspects of the invention.

FIG. 2 shows a block diagram of a memory according to aspects of the invention; and

FIG. 3 shows a block diagram of a smart card according to aspects of the invention.

~~This object is achieved with a data processing device, in particular an electronic memory component of non-volatile nature, having the features indicated in claim 1 and by an encryption method related thereto having the features indicated in claim 6.~~

~~Advantageous embodiments and expedient further embodiments of the present invention are identified in the respective dependent claims.~~

Detailed Description

~~According to the teaching of t~~The present invention, therefore, provides a completely novel approach to area-wise encryption of memory contents ~~is provided~~, i.e., a new method is disclosed for encrypting access-secured memory sectors of non-volatile nature and/or other sub-sectors.

To this end, the present invention allows parts of the (address) parameters of the memory areas to be encrypted in different ways with regard to the object and/or with regard to the customer and/or with regard to the "die". This means, ~~in other words~~, that some sub-areas or sectors of the address do not affect all the addresses, unlike in the prior art.

According to the invention, therefore, encryption of one access-secured sub- area, in particular an access-secured memory area, is performed while taking account of the other respectively available sub-areas, in particular memory areas. This makes it possible to encrypt each sub-area with in each case different parameters.

~~In an~~ According to a preferred embodiment of the present invention shown in FIG. 1, an encryption block 5 receives an unencrypted address 10 of the form $a_n, a_{n-1}, \dots, a_1, a_0$ may take the following appearance, in accordance with the above-described encryption method: $f_1(a_n), f_2(f_1(a_n)+a_{n-1}), f_3(f_2(f_1(a_n)+a_{n-1})+a_{n-2}), \dots, f_{n+1}(f_n(f_{n-1}(\dots)))$, i.e. an unencrypted address of the form $a_n, a_{n-1}, \dots, a_1, a_0$ may be mapped by ~~onto~~ $i = n+1$ (scramble) functions f_i into an encrypted address 20 of the form $a'_n, a'_{n-1}, \dots, a'_1, a'_0$.

In this context, it is obvious that although variation of the parameter a_n , in particular of the address parameter, may influence all the other address buses, variation of the parameter a_{n-1} does not have any influence on the most significant function $f_1(a_n)$.

It is expedient for $f_i(a)$ to be any desired one-to-one function, i.e. there are precisely 2^i plain/cipher pairs, wherein an unencrypted address $a_n, a_{n-1}, \dots, a_1, a_0$ is always transformed into a unique encrypted address $a'_n, a'_{n-1}, \dots, a'_1, a'_0$. On the other hand, the function f_i itself does not have to be bijective, i.e., it does not have to be reversible.

In an advantageous further embodiment of the present invention, not all stages have to be fully performed, i.e., some functions f_i may directly reproduce the relevant address bit: $a' = a$. Alternatively or in addition thereto, the address buses may also be grouped; this may appropriately mean, inter alia, that the inputs to the functions f_i and the return values from the functions f_i may be several bits wide.

In an advantageous embodiment of the present invention, as shown in FIG. 2

[[-]] for EPROM memories or for EEPROM memories division into two sub-areas 50a, 50b with functions $f_i(a_n, \dots, a_x)$ and $f_2(f_1(a_{x-1}, \dots, a_0))$ is useful and

[[-]] for flash memories division into three sub-areas 50a, 50b, 50n with functions $f_i(a_n, \dots, a_x), f_2(f_1(a_{x-1}, \dots, a_y))$ and $f_3(f_2(f_1(a_{y-1}, \dots, a_0)))$ is useful.

According to a particularly inventive further embodiment, access-secured memory areas may be separately secured, i.e. boundary conditions which require a physical memory are fully utilized by the new method (the wide variety of encryptions is here limited only insignificantly).

As shown in FIG. 3, the present invention further relates to a microcontroller, in particular a smart card controller 73, comprising at least one data processing device 75 of the above-described type. Accordingly, the above-described method may preferably be built into all smart card designs, for example.

The present invention finally relates to the use of at least one data processing device, in particular at least one electronic memory component 77, of the above-described type in at least one chip unit, in particular in at least one smart card controller, in at least one reader IC ~~integrated~~ circuit or in at least one crypto chipset, for example, in the field of audio and/or video encryption.

As already discussed above, there are various possible ways of advantageously embodying and developing the teaching of the present invention. Reference is made, in this regard, to the claims subordinate to claims 1 and 6, and the invention will be further described with reference to examples of embodiments shown in the drawings to which, however, the invention is not restricted. In the Figures:

Fig. 1 is a schematic block diagram of an example of embodiment of the encryption method according to the present invention applied to a data processing device according to the present invention.

The encryption method according to the present invention for application in an electronic memory component is based on the idea of encrypting unencrypted addresses $a_n, a_{n-1}, \dots, a_1, a_0$ of an access-secured memory area only in certain areas, i.e. in dependence on one or more further memory areas, such that encrypted addresses $a'_n, a'_{n-1}, \dots, a'_1, a'_0$ are formed.

To this end, $i = n+1$ one-to-one ($\rightarrow 2^i = 2^{n+1}$ plain/cipher-pairs) scramble functions $f_1, f_2, \dots, f_n, f_{n+1}$ are provided, such that, after mapping, the unencrypted addresses of the form $a_n, a_{n-1}, \dots, a_1, a_0$ have the following appearance when encrypted by the functions f_i (c.f. Fig. 1):

$$f_1(a_n), f_2(f_1(a_n) + a_{n-1}), f_3(f_2(f_1(a_n) + a_{n-1}) + a_{n-2}), \dots, f_{n+1}(f_n(f_{n-1}(\dots)))$$

This makes it possible to encrypt each sub-area with in each case different parameters.

5 In this context, it is obvious that although variation of the addresses $a_n, a_{n-1}, \dots, a_1, a_0$ may influence all the other address buses, variation of the parameter a_{n-1} , does not have any influence on the most significant function $f_1(a_n)$.

As an alternative to that illustrated in Fig. 1, not all $i = n+1$ stages have to be fully performed, i. e. some functions f_i may also directly reproduce the relevant address bit: $a' = a$.

Furthermore, the address buses may also be grouped; this may mean, inter alia, that the inputs to the functions f_i and the return values from the functions f_i may be several bits wide.

10

15

20

25

LIST OF REFERENCE NUMERALS

5		
	a_0	first unencrypted address
	a_1	second unencrypted address
	a^{n-1}	n^{th} unencrypted address
	a_n	$n+1^{\text{th}}$ unencrypted address
10	a'_0	first encrypted address
	a'_1	second encrypted address
	a'_{n-1}	n^{th} encrypted address
	a'_n	$n+1^{\text{th}}$ encrypted address
	f_1	first function, in particular first scramble function
	f_2	second function, in particular second scramble function
15	f_n	n^{th} function, in particular n^{th} scramble function
	f_{n+1}	$n+1^{\text{th}}$ function, in particular $n+1^{\text{th}}$ scramble function

MIR IRV1115136.1-* -10/8/08 8:58 AM

20

25




FIG. 1